JEDEC JESD61A.01
- Comments Off on JEDEC JESD61A.01
- JEDEC
Click here to purchase
This standard describes an algorithm for the execution of the isothermal test, using computer-controlled instrumentation. The primary use of this test is for the monitoring of microelectronic metallization lines at wafer level (1) in process development, to evaluate process options, (2) in manufacturing, to monitor metallization reliability and (3) to monitor/evaluate process equipment. While it is developed as a fast WLR test, it can also be an effective tool for complementing the reliability data obtained through the standard package level electromigration test.
Product Details
- Published:
- 10/01/2007
- Number of Pages:
- 49
- File Size:
- 1 file , 480 KB