JEDEC JEP158

Click here to purchase
To increase device bandwidth, reduce power and shrink form factor, microelectronics manufacturers are implementing three dimensional (3D) chip stacking using through silicon vias (TSVs). Chip stacking with TSVs combines silicon and packaging technologies. As a result, these new structures have unique reliability requirements. This document is a guideline that describes how to evaluate the reliability of 3D TSV silicon assemblies.

Product Details

Published:
11/01/2009
Number of Pages:
23
File Size:
1 file , 170 KB

Related Posts