JEDEC JESD78D
IC LATCH-UP TEST
standard by JEDEC Solid State Technology Association, 11/01/2011
- Comments Off on JEDEC JESD78D
- JEDEC
IC LATCH-UP TEST
standard by JEDEC Solid State Technology Association, 11/01/2011
STANDARD FOR DESCRIPTION OF 3.3 V NFET BUS SWITCH DEVICES WITH INTEGRATED CHARGE PUMPS
standard by JEDEC Solid State Technology Association, 08/01/2001
STANDARD DESCRIPTION OF 1.5 V CMOS LOGIC DEVICES
standard by JEDEC Solid State Technology Association, 08/01/2001
STANDARD SPECIFICATION FOR DESCRIPTION OF B SERIES CMOS DEVICES
standard by JEDEC Solid State Technology Association, 05/01/1980
Addendum No. 1 to JESD79-4, 3D Stacked DRAM Standard
Amendment by JEDEC Solid State Technology Association, 02/01/2017
REQUIREMENTS FOR HANDLING ELECTROSTATIC-DISCHARGE-SENSITIVE (ESDS) DEVICES
standard by JEDEC Solid State Technology Association, 12/01/1999
Serial Interface for Data Converters
standard by JEDEC Solid State Technology Association, 01/01/2012
DEFINITION OF THE SSTVN16859 2.5-2.6 V 13-BIT TO 26-BIT SSTL_2 REGISTERED BUFFER FOR PC1600, PC2100, PC2700 AND PC3200 DDR DIMM APPLICATIONS
standard by JEDEC Solid State Technology Association, 05/01/2005
ACCELERATED MOISTURE RESISTANCE – UNBIASED HAST
standard by JEDEC Solid State Technology Association, 12/01/2000
1.8 V HIGH-SPEED LVCMOS (HS_LVCMOS) INTERFACE
standard by JEDEC Solid State Technology Association, 03/01/2018