JEDEC JESD75-5
- Comments Off on JEDEC JESD75-5
- JEDEC
Click here to purchase
This standard defines device pinout for 1-, 2- and 3-bit wide logic functions. This pinout specifically applies to the conversion of Dual-Inline-Packaged (DIP) 1-, 2- and 3-bit logic devices to SON/QFN packaged 1-, 2- and 3-bit logic devices. The purpose of this document is to provide a pinout standard for 1-, 2- and 3-bit logic devices offered in 5-, 6- or 8-land SON/QFN packages for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
Product Details
- Published:
- 07/01/2004
- Number of Pages:
- 11
- File Size:
- 1 file , 160 KB
